1. Using K-map simplify the expression Y (A, B, C, D) = m1+m3+m5+ m7+m8+m9+ m0+m2+m10+m12+m13. Indicate the prime implicants, essential and non-essential prime implicants. Realize the logic circuit using AND-OR-INVERT gates and also by using NAND gates.
2. Obtain the simplified function for the Boolean function Y (A, B, C, D) = m1+m3+m5+ m7 +m8+m9+ m0+m2+m10+m12+m13 using Quine McClusky method. Obtain the NAND and NOR implementation of the simplified expression.
3. Obtain the minimum SOP using Quine McClusky method and verify using K-map F= m0 + m2+m4+m8+m9+m10+m11+m12+m13.
4. Determine the prime implicants of the following function and verify using K-map F(A,B,C,D) = Σ(3,4,5,7,9,13,14,15).
5. Simplify using K-map to obtain a minimum POS expression for the function  
   F = (A’ + B’ + C + D) (A + B’+ C + D) (A + B + C + D’) (A + B + C’ + D’)  
   (A’+ B + C + D’)(A + B + C’ + D).
6. Simplify the following Boolean function in SOP and POS form using K-map  
   F ( A,B,C,D) = Σm( 3,4,9,13,14,15) + Σd ( 2,5,10,12)
7. Simplify the following function using K – map and tabular methods. Compare the methods. F ( A,B,C,D) = Σm(4,5,6,7,8) + Σd (11,12,13,14,15).Implement the result using NAND gates.
8. Obtain the minimum SOP using Quine Mc Clusky’s method for the function  
   Σm(0,1,2,8,9,15,17,21,24,25,27,31)
9. Simplify the function F(w,x,y,z) = Σm(2,3,12,13,14,15) using tabulation method.Implement the simplified function using gates.
10. Simplify the function F(w,x,y,z) = Σm(1,4,6,7,8,9,10,11,15) using tabulation method. Implement the simplified function using gates.
11. Determine the Prime Implicants and Essential Prime Implicants of the function F(w,x,y,z) = Σm(1,4,6,7,8,9,10,11,15) using tabulation method.
12. Obtain the minimum SOP using Quine MC Clusky’s method and using K-map. F = m0+ m2 + m4 + m8 + m9 +m10 + m11 + m12 + m13
13. Reduce the following using tabulation method.  
    F = m2 + m3 + m4 + m6 + m7 +m9 + m11 + m13.
14. Using Quine Mc Clusky method find all the prime implicants and the minimum SOP for the function F ( a, b, c, d) = Σm(0,4,5,7,8,11,12,15)
15. Draw and explain the working of 4 bit adder – subtractor circuit.
16. Explain Decimal Adders with a neat block diagram.
17. Design a two – bit magnitude Comparator .
18. Explain the working of carry look ahead generator.
19. Design and implement a full adder circuit using logic gates and also by using half adders.
20. Explain data flow and behavioural models of Verilog HDL.
21. Explain Parity checker and generator circuit with an example.
22. What is a decoder? How is it different from encoder?
23. Implement the following function with a Multiplexer  
    f (a, b, c, d) = Σ ( 0, 1, 3, 4, 8, 9, 15)
24. Using 8 to 1 multiplexer, realize the following Boolean function  
    T = f (w,x,y,z) = Σ (1,1,2,4,5,7,8,9,12,13)
25. Implement full adder circuit using, a) Decoder b) Multiplexer
26. How can you convert a decoder into a de-multiplexer?
27. Using 8 to 1 multiplexer, realize the Boolean function  
    T = f (w, x, y, z) = Σm (0, 1, 2, 4, 5, 7, 8, 9, 12, 13)
28. Realize the function given in (i) using Decoder and external gates.
29. Implement the function Y (A, B, C, D) = Σm (1, 3, 5, 7, 8, 9, 0, 2, 10, 12, 13) using 4:1MUX.
30. Implement the function Y (A, B, C, D) = Σm (1, 4, 6, 7, 8, 9, 10, 11, 15) using 4:1 MUX
31. Design and explain the working of a 4 x 1 MUX.
32. Design the following function F = Σm (0, 1, 3, 5, 6, 8, 10, 13, 14) using a multiplexer and a decoder.
33. Explain how a 4 to 16 line decoder can be built using 2 to 4 line decoder.
34. State the advantages of complex MSI devices over SSI gates.
35. A combinational circuit is defined by the functions F1 (A, B, C) =∑m (3, 5, 6, 7), F2 (A, B, C) = ∑m (0, 2, 4, 7). Implement the circuit using PLA.
36. Explain PLA in detail.
37. A combinational circuit is defined by functions:

F1(A,B,C) = ∑( 3 , 5 , 6, 7 ) F2(A,B,C) = ∑( 0 , 2 , 4, 7 )

Implement the circuit with PLA having three inputs ,four product term and two outputs.

1. A combinational circuit is defined by functions:

F1(A,B,C) = ∑( 3 , 5 , 6, 7 ) F2(A,B,C) = ∑( 0 , 2 , 4, 7 )

Implement the circuit with PLA having three inputs ,four product term and two outputs.

1. Differentiate between PROM, PAL, PLA.
2. Explain the Implementation of Full adder using PLA
3. SUM = X’Y’Cin + X’YCin’+ XY’Cin’ + XYCin
4. Carry = XCin +YCin + XY
5. Explain the 8 word X 4 bit ROM with the help of block diagram.
6. Explain the Implementation of Full adder using PLA
7. Implement the following function using PAL.
   1. W (A, B, C, D) = \_m (2, 12, 13)
   2. X (A, B, C, D) = \_m (7, 8, 9, 10, 11, 12, 13, 14, 15)
   3. Y (A, B, C, D) = \_m (0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)
   4. Z (A, B, C, D) = \_m (1, 2, 8, 12, 13)
8. Design a MOD – 10 synchronous counter using JK flip-flops. Write the  
   excitation table and state table.
9. Using SR flip-flops, design a synchronous counter which counts in the sequence 000, 111, 101, 110, 001, 010, 000.
10. Design a mod – 5 synchronous counter using JK flip – flops with separate logic circuitry for each J and K input. Construct a timing diagram and determine the duty cycle of the output of the most significant stage.
11. Design a synchronous counter using JK flip-flop to count the following sequence 7, 4, 3, 1, 5, 0, 7….
12. Design a synchronous decade counter using D flip flop.
13. Implement T flip flop using JK flipflop
14. Explain the working of a master – slave JK flip flop. State its advantages.
15. Design a Mod-14 up-down counter using T flip-flops.
16. Design a mod- 7 counter using JK flip-flops.
17. Design Mod 8 Johnson Counter
18. Design a counter with the sequence 0, 1, 3, 7, 6, 4, 0.
19. Design a BCD Up / Down counter using S R flip-flops.
20. Design an asynchronous decade counter using JK flip-flops.
21. What is the difference between level and edge triggering? Explain the working of master slave J-K flip flop.
22. Design a four state down counter using type T design procedures.
23. Explain Johnson Counters
24. With neat timing diagram, explain the working of a 4-bit SISO register.
25. Define: state table , state equation , state diagram , input & output equations.
26. What is a Mealy machine? Give an example.
27. Differentiate between Moore and Mealey type sequential circuits.
28. Develop the state diagram and primitive flow table for a logic system that has two inputs S and R and a single output Q. The device is to be an edge triggered SR flip-flop but without a clock. The device changes state on the rising edges of the two inputs. Static input values are not to have any effect in changing the Q output
29. Design an asynchronous sequential circuit that has two inputs X2and X1 and one output Z. The output is to remain a 0 as long as X1 is a 0. The first change in X2 that occurs while X1 is a 1 will cause a Z to be a 1. Z is to remain a 1 until X1 returns to 0. Construct a state diagram and flow table. Determine the output equations.
30. Construct the state diagram of a Mealey Pattern detector that can detect a serial string of 4 inputs, where each input is a four bit code. If the string of four bit codes is correctly received, then an output is generated. An incorrect input code pattern is to generate a second output. The second output is to be asserted only after receiving the sequence of four bit codes.
31. An asynchronous sequential circuit has two internal states and one output. The excitation and output functions describing the circuit are

Y1=x1 +x1y2' +x2y1

Y2=x2 +x1y1' y2+x1y1

Z= x2+y1

(i) Draw the logic diagram of the circuit.

(ii) Derive the transition table and output map.

(ii) Obtain a flow table for the circuit.

1. An asynchronous sequential circuit is described by the excitation and output

functions Y = x1x2' +(x1+x2' ) y and Z =y

(i) Draw the logic diagram of the circuit with a NOR SR latch.

(ii)Derive the transition table and output map

(iii)Obtain a two-state flow table.

1. Describe procedure to get state table from excitation table in an  
   asynchronous sequential circuit. How does it differ from  
   synchronous sequential circuit?
2. Reduce the number of states in the following state table and tabulate the

reduced state table.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Present  state | Next State | | Output | |
| x = 0 | x = 1 | x = 0 | x = 1 |
| a | F | b | 0 | 0 |
| b | D | c | 0 | 0 |
| c | F | e | 0 | 0 |
| d | G | a | 1 | 0 |
| e | D | c | 0 | 0 |
| f | F | b | 1 | 1 |
| g | G | h | 0 | 1 |
| h | G | a | 1 | 0 |

1. Starting from state a, and the input sequence 01110010011, determine the output sequence for the given and reduced state stable.
2. A sequential circuit with 2 D flip-flops A and B and input X and output Y is specified by the following next state and output equations.

A (t + 1) = AX + BX

B (t + 1) = A’X

Y = (A + B) X’

1. Draw the logic diagram of the circuit

ii. Derive the state table

iii. Derive the state diagram

1. What is the effect of increasing supply voltage on the propagation delay of the CMOS gates?
2. Why do CMOS gates require very little power when they are not changing states?
3. Classify the basic families that belong to the bipolar families and to the MOS families.
4. Define the terms Fan-out, tri-state gates, Fan-in.
5. What is the major difference between TTL and ECL?
6. Which is faster TTL or ECL? Which requires more power to operate?
7. Draw NAND and NOR gates in CMOS logic.
8. Compare TTL and CMOS families.
9. Explain about Schottky TTL.
10. Draw the circuit of CMOS NOR gate and explain its operation. Mention any two points about the advantages of CMOS over the other digital logic families
11. Explain the working of Three-State Output TTL.